Abstract-In this paper, a shunt active power filter (APF) based on unified constant frequency integration or one-cycle control [1] for compensating unbalanced loads in a three-phase four-wire system is explored. The APF provides compensation currents in such a way that the utility supplies only the balanced fundamental current at unity power factor, even if the load draws reactive and harmonic currents. The scheme neither requires the service of a phase-locked loop nor requires to sense the utility voltages. This makes the scheme insensitive to the distortions that are generally present in the utility voltages. First, the one-cycle control technique is applied to a topology involving a four-leg converter for the proof of concept. Then it is utilized to control a conventional three-leg converter having a split-capacitor dc link. The effectiveness and the viability of the schemes are demonstrated through detailed simulation and experimental verification.
I. INTRODUCTION
O VER the years, there has been a continuous proliferation of nonlinear type of loads due to intensive use of power electronic control in all branches of industry as well as from general consumers of electric energy. As a result, the utility supplying these loads has to provide large reactive volt-amperes. Also, the utility gets polluted by harmonics generated by the load. The punitive tariff levied by utilities against excessive var and the threat of stricter harmonic standards have led to extensive research in the field of compensation. The basic requirement of the compensation process involves precise and continuous reactive volt-ampere control having fast response time, avoidance of resonances created by peripheral low-frequency current sources, and the on-line elimination of the effect of load harmonics. To satisfy the above criterion, the traditional methods of compensation consisting of a switched capacitor or fixed capacitor and phase controlled reactor coupled with passive filters have been increasingly replaced by new converter based approaches, known as STATCOM. If the primary objective of the STATCOM is to compensate for the load or harmonics present in the utility voltages, it is popularly known as the active power filter (APF) [2] . The dc to ac converter of the STATCOM can be either manipulated as a controlled current source or as a controlled pulsewidth modulation (PWM) voltage source. Operation of the converter as a controlled PWM voltage source is generally not preferred for applications involving load compensation. This is due to the fact that such schemes based on indirect current control technique have a poor transient response [3] , [4] . Therefore for these applications, the dc to ac converter of the STATCOM is manipulated as a controlled current source. Typical control methods are linear current control, digital deadbeat control and hysteresis current control [5] , [6] . However, in the aforementioned cases, the service of a phase-locked loop (PLL) is required either to generate the reference current template or to synchronize the PWM voltage waveform with that of the utility. Presence of the PLL reduces the robustness of the controller. Although schemes based on instantaneous reactive power theory [7] do not require the service of a PLL, they fail to perform if the utility voltages are distorted and/or unbalanced [8] . Moreover, schemes based on p-q theory and it's modifications require complicated control structure for implementation.
Schemes based on one-cycle control (OCC) do not require the service of PLL. This feature makes them robust and hence have acheived considerable significance [9] - [12] . Further, in one-cycle controlled converters, the semiconductor devices are operated with constant switching frequency, which is an added attraction to employ them for medium and high-power applications. As OCC is basically a current control scheme but with constant switching frequency, the harmonic spectrum of the current is superior compared to current controlled schemes with variable switching frequency. In addition to these, the control structure is considerably simple and the core control structure does not require the service of intelligent controller. APF based on OCC has been mainly utilized for compensating single phase and three-phase three-wire loads. An effort has been made in [12] to utilize OCC for compensating three-phase four-wire loads. However in this case, a four-legged converter involving eight devices has been used. Moreover, it requires to sense the utility voltages in order to derive the sector information. This increases the cost as well as control complexity of the APF. In an effort to overcome aforementioned limitations, OCC technique has been employed to control the three legged converter based APF having split capacitor at the dc link proposed in [13] . The removal of a converter leg not only reduces the 0885-8977/$25.00 © 2007 IEEE cost but also simplifies the control structure, thereby enhancing the reliability of the scheme. In this paper, a four-leg converter based APF negotiating three-phase four-wire nonlinear load is first analyzed so as to ascertain the viability of OCC in compensating three-phase four-wire loads. Then the standard three legged converter based APF having split dc link capacitor utilizing one-cycle controller is developed. The viability of the scheme is verified through detailed simulation and experimental studies.
II. ONE-CYCLE CONTROLLED APF USING FOUR-LEG CONVERTER
The schematic circuit diagram of an APF based on OCC compensating loads in a three-phase, four-wire system is shown in Fig. 1 . The fourth leg of the converter is connected to the neutral point of the system through a filter inductor to control the neutral current drawn from the source. The duty ratio of the converter switches to are varied within a power cycle in such a way that the combination of load and compensator appears as a balanced resistive load to the utility. The control equations for modulating duty ratios of the switches of the three limbs of the converter as given in [1] are as follows: (1) (2) (3) where , and are the line currents drawn from the source, is the gain of the current sensors and is the output of the PI controller. Input to the PI controller is the difference between the reference and the actual dc link voltages. Hence the magnitude of contains the information regarding the magnitude of real component of load current. The duty ratios of the lower switches associated with phase a, b, and c are and respectively. This implies that remains ON for seconds, while for seconds; where is the switching frequency of the devices. In order to realize (1), (2) and (3), the sensed source currents are compared with a sawtooth waveform, , having amplitude . is generated by integrating through a re-settable integrator having time constant equal to . The schematic control block diagram for the APF is also shown in Fig 1. The relationship between and is maintained as (4) It should be noted that the switching frequency of the devices is the same as that of the frequency of the sawtooth waveform which is . This control philosophy and its implementation issues are covered in [1] , [9] . The amplitude of the source currents, , and , depends on the amplitude of the sawtooth waveform, which is same for all the three phases. Hence, the APF tries to balance the source currents even if the three-phase load is having zero sequence currents. The presence of zero sequence current makes the sum of and to be nonzero. This sum can be nonzero only if the fourth converter limb is connected to the neutral point as shown in Fig. 1 . If the current flowing through this limb, , is made equal to , then current in source neutral reduces to zero. To realize this, the load neutral current is sensed and the fourth limb APF current is made to follow it within a hysteresis band. The control algorithm for to remains the same as that followed in one-cycle controlled three-phase three-wire APF [9] . As the zero sequence current component of the load finds a path through the fourth leg of the APF converter, the current flowing through the supply neutral conductor, , becomes effectively zero.
III. SIMULATED PERFORMANCE
In order to predict the performance of the APF using a four-leg converter, detailed simulation studies on MATLAB/ Simulink platform are carried out. A 400-V, 50-Hz three-phase four-wire system is chosen for this study. A full bridge diode rectifier feeding a load of 11 and 20 mH is connected between phase-a and neutral. A kVA load is connected between phase-b and neutral of the system. In addition to this, a 13 A current source having a frequency of 150 Hz is connected in parallel to this load. To phase-c, a parallel combination of kVA and 13 A current source having frequency of 150 Hz is connected. The reference dc link voltage of the converter is maintained at 700 V and the frequency of sawtooth waveform is chosen to be 10 kHz. Fig. 2 shows phase-a utility voltage and the currents in three phases when the APF is not in operation. Fig. 3 shows the same set of currents when the APF is compensating the load. It can be inferred from Figs. 2 and 3 that the APF is able to compensate a highly unbalanced and nonlinear three-phase load. Fig. 4 depicts phase-a voltage, load neutral current, current in the fourth leg of the APF and source neutral current. It can be seen that the magnitude of the fourth leg current of the converter is almost the same as that of the load neutral current but are in phase opposition. As a result, the source neutral current has become almost zero as depicted in Fig 4(d) . The actual dc link capacitor voltage and the reference dc link capacitor voltage along with phase-a voltage are presented in Fig. 5 .
IV. SPLIT-CAPACITOR TOPOLOGY
The number of semiconductor devices required for the four-leg APF configuration discussed in Section II can be reduced by two if a split-capacitor topology [13] is adopted for the converter configuration as depicted in Fig. 6 . This configuration is obtained by removing the fourth leg of the converter and replacing the dc link capacitor by two capacitors connected in series. The mid-point of these capacitors is connected to the system neutral point. Lower device count along with its allied gate driver circuitry will lead to reduced cost, size, and improved system reliability.
If three-phase load is drawing unbalanced currents having zero sequence component, , then (5) Fig. 6 . APF utilizing split-capacitor topology for three-phase four-wire system.
It has already been discussed in Section II that as the amplitude of the sawtooth wave, , would be maintained same for all the three phases, the amplitude of the three source currents, and , are same and they are balanced, therefore
Applying KCL at the Gaussian curve, G1
therefore (8) Again applying KCL at the Gaussian curve, G2
Now (10) hence (11) therefore (12) The above analysis shows that while balancing the three line currents, and , the fourth line of the APF, connected between the mid-point of the dc link capacitor and the supply neutral, supplies the zero sequence current component required by the load. As a result, the source neutral conductor is relieved of carrying the zero sequence current.
V. CONTROL PHILOSOPHY
Due to the involvement of the split capacitor in the converter configuration and the pertinent connection of the split-capacitor mid point to the supply neutral, the control equation needs to be slightly modified from that of [9] . Assuming the switching frequency to be much higher than the line frequency, the switching cycle average voltages at nodes A, B and C referred to the midpoint of the capacitor N can be written as (13) where , and are the duty ratios for switches , and , respectively. The duty ratios for the upper three switches and are and respectively. The voltages across the upper and lower dc link capacitors, are and respectively. The voltages at nodes A, B and C referred to the mid-point of the dc link capacitor, N, can be represented as phasors in terms of utility voltages as (14) where , and are the filter inductances and is the angular frequency of the supply. As these filter inductances are small, the line frequency voltage drop across them can be neglected for the sake of analysis [9] . Hence, (14) can be approximated as (15) In time domain (16) where is the rms value of line to neutral voltage. In order to achieve unity power factor, the control goal to be achieved is (17) where is the emulated resistance. Combination of (13), (16), and (17) yields (18) Now (19) Considering to be the gain of the current sensor and defining (20) and (21) equation set (18) can be written as (22) The voltages and are estimated by using two PI controllers PI-1 and PI-2. The error between and sensed is used by PI-1 to estimate , while is obtained from the error existing between and sensed . Having estimated and , the above set of equations can be implemented using a resettable integrator, a free running clock, three comparators and three flip flops as shown in Fig. 6 . The resettable integrator having an integration time constant is fed with . The rising edge of the free running clock, having a time period
, is used to turn-on all the lower half switches, and of the converter; and hence the three currents, and start increasing. The rising edge of the same clock is also used to reset the integrator. Therefore from this time onwards, the integrator starts integrating . The output of the integrator is subtracted from the output of PI-1 to obtain . The respective sensed source currents are then compared with . Whenever a particular phase current becomes higher than , the lower switch of that particular phase is turned off and the upper switch is turned on. The instants of switching transition from lower to upper switches in three phases can therefore be represented by the following set of equations:
(23)
Choosing
to be equal to and noting that remains essentially constant over a switching time period, (23) actually realizes (22). Fig. 7 shows the phase-a utility voltage and the source currents of the three phases when the APF is not in operation. The same set of currents along with the phase-a utility voltage when the APF is in operation are shown in Fig. 8 . The magnitude of the low order harmonics present in the three phases of the compensated source current are provided in Table I . By comparing Figs. 7 and 8 alongwith the harmonic contents provided in Table I , it can be inferred that the proposed compensator is able to effectively compensate highly unbalanced and nonlinear three-phase load. Fig. 9 depicts the phase-a voltage, load neutral current, and current flowing through the conductor connected between the mid-point of the dc link split capacitors and the source neutral. It can be seen that and the load neutral current are almost of the same magnitude but they are in phase opposition. This leads to the reduction in the source neutral current to almost zero, as shown in Fig 9(d) . Total dc link capacitor voltage and upper half split-capacitor dc link voltage along with the phase-a utility voltage are shown in Fig. 10 . This shows that equal voltages are impressed across each of the dc link split capacitors.
VII. EXPERIMENTAL RESULTS
In order to confirm the viability and effectiveness of the scheme, detailed experimental studies are carried out. An IGBT-based scaled laboratory prototype for the split-capacitor converter topology is developed for the purpose. The clock frequency and hence the switching frequency of the devices is maintained at 10 kHz. A three-phase nonlinear unbalanced load is connected to the utility. Fig. 11 shows phase-a utility voltage and the three-phase source currents when the APF is not in operation. The same set of currents along with the phase-a source voltage when APF is in operation are shown in Fig. 12 . By comparing Figs. 11 and 12 , it can be inferred that the compensator is able to effectively compensate highly unbalanced and nonlinear three-phase loads. Fig. 13 depicts phase-b voltage, load neutral current, , and the source neutral current. It can be seen that and load neutral current are almost of the same magnitude but they are in phase opposition. This leads to the reduction in source neutral current, as can be verified from trace 4 of Fig. 13 . The total dc link voltage and the voltage across the upper split capacitor along with the phase-b utility voltage is shown in Fig. 14. This shows that equal voltages are impressed across each of the dc link split capacitors. Fig. 15 shows the harmonic spectrum of the source currents of phase a, b and c while the APF is not in service. Harmonic spectrum of the same set of currents while the APF is in service are depicted in Fig. 16 . By comparing Figs. 15 and 16, it can be inferred that the APF is able to balance a highly unbalanced load, and at the same time is also able to reduce the lower order harmonic components of the source currents considerably.
VIII. CONCLUSION
In this paper, APFs using OCC to compensate unbalanced nonlinear load in three-phase four-wire system are explored. In order to validate the proof of the concept, a four-leg converter is first used in order to realize whether the APF is suitable for three-phase four-wire system. The semiconductor devices of the fourth leg of the converter are operated in hysteresis current control mode to control the current through source neutral. In an effort to reduce the number of devices involved, a standard three-phase bridge converter topology involving six semiconductor devices is employed. This eventually leads to reduced cost and size while imparting enhanced system reliability. The performance characteristics of the scheme are evaluated through detailed simulation studies. A scaled laboratory prototype of the APF system is developed. The viability of the system is demonstrated through detailed experimental validation.
Sachine Hirve received the M.Tech. degree from the Indian Institute of Tech
